

Uranus_KLS_N17P


Schematics Document
www.aitech1.ru

SKU1

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Cover Page			
Size A	Document Number Uranus_KLS		Rev -2
Date: Tuesday, January 17, 2017		Sheet 1	of 105

05

M B DQ44	W11	DDR1_DQ43/DDR1_DQ27	DDR1_DQ43/DDR1_DQ27
M B DQ45	W10	DDR1_DQ44/DDR1_DQ28	DDR1_DQ44/DDR1_DQ28
M B DQ46	V7	DDR1_DQ45/DDR1_DQ29	DDR1_DQ45/DDR1_DQ29
M B DQ47	V8	DDR1_DQ46/DDR1_DQ30	DDR1_DQ46/DDR1_DQ30
M B DQ48	R11	DDR1_DQ47/DDR1_DQ31	DDR1_DQ47/DDR1_DQ31
M B DQ49	P11	DDR1_DQ48	DDR1_DQ48
M B DQ50		DDR1_DQ49	DDR1_DQ49



AROUND_CPU





Figure 41-1. KBL H Flow Diagram for SYS_PWR0K/PCH_PWR0K Generation



VIDALERT# CPU 1 R601 200R2F-L1-GP CPU VIDALERT# N
VIDEOK CPU 1 R602 49R2F-2-GP PROCHOT# CPU R
PROCHOT# CPU 1 R603 49R2F-2-GP PROCHOT# CPU R

SM_P0CNTL BT13

VCCST_PWR0K H13

VCCST_PWR0K BT31

H_PWR0K BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31


H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31

H_P0CNTL BT31



PROC_JTAG_TDO BT28 PROC_JTAG_TDI

PROC_TDO BT28 PROC_JTAG_TDI

PROC_TDI BT28 PROC_JTAG_TDI

PROC_TMS BT28 PROC_JTAG_TDI

PROC_TCK BT28 PROC_JTAG_TDI

PROC_TRST# BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI

PROC_P0CNTL BT28 PROC_JTAG_TDI




Table 6-8. Reset and Miscellaneous Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CFG[19:0]	<p>Configuration Signals: The CFG signals have a default value of 1 if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none"> • CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted. <ul style="list-style-type: none"> – 1 = (Default) Normal Operation; No stall. – 0 = Stall. • CFG[1]: Reserved configuration lane. • CFG[2]: PCI Express® Static x16 Lane Numbering Reversal. <ul style="list-style-type: none"> – 1 = Normal operation – 0 = Lane numbers reversed. • CFG[3]: Reserved configuration lane. • CFG[4]: eDP enable. <ul style="list-style-type: none"> – 1 = Disabled. – 0 = Enabled. • CFG[6:5]: PCI Express® Bifurcation <ul style="list-style-type: none"> – 00 = 1 x8, 2 x4 PCI Express® – 01 = reserved. – 10 = 2 x8 PCI Express® – 11 = 1 x16 PCI Express® • CFG[7]: PEG Training: <ul style="list-style-type: none"> – 1 = (default) PEG Train immediately following RESET# de-assertion. – 0 = PEG Wait for BIOS for training. • CFG[19:8]: Reserved configuration lanes. 	I/O	GTL		All processor lanes. CFG[2], CFG[6-5] and CFG[7] are relevant for H and S-processor line only and test point may be placed on the board for them.

PEG Static Lane Reversal
CFG2
1: Normal Operation; Lane # definition matches socket pin map definition
0: Lane Reversed

eDP Enable
CFG4
1: Disable
0: Enable

PEG Training
CFG7
1: (default) PEG Train immediately following RESET# de-assertion
0: PEG Wait for BIOS for training.



PCIe Port Bifurcation Straps
CFG[6:5]
11: x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled; function 2 disabled
01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
00: x8, x4, x4 - Device 1 functions 1 and 2 enabled





Processor Internal Pull-Up / Pull-Down Terminations

Processor Internal Pull-Up / Pull-Down Terminations

Signal Name	Pull Up/Pull Down	Rail	Value
BPM[3:0]	Pull Up	VCC _{IO}	16-60 Ω
PREQ#	Pull Up	VCC _{ST}	3 kΩ
PROC_TDI	Pull Up	VCC _{STG} ¹	3 kΩ
PROC_TMS	Pull Up	VCC _{STG} ¹	3 kΩ
CFG[19:0]	Pull Up	VCC _{IO}	3 kΩ










Note:
1. For SKL-S it should be VCC_{ST}

SKU1



SKU1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title CPU_POWER1 (ASIC Power Bolck)			
Size	Document Number	Rev	
Custom	Uranus_KLS	-2	
Date:	Tuesday, January 17, 2017	Sheet	7 of 105




JJ 20150130

Table 49-3. Decoupling Requirements for KBL H Processor

Domain	Board Edge cap	Backside cap	Notes
Vcc	4x 47uF 0805	8x 22uF 0603	
		28x 10uF 0402	
		63x 1uF 0201	
VccIT	6x 47uF 0805	8x 22uF 0603	
		35x 10uF 0402	
		68x 1uF 0201	
VccITx	8x 22uF 0603	4x 10uF 0402	Only needed when supporting 44e
		12x 1uF 0201	Only needed when supporting 44e
VccIA	1x 47uF 0805	1x 47uF 0805	
		7x 10uF 0402	
		3x 1uF 0201	
VDDQ		4x 22uF 0603	
		10x 10uF 0402	
VDDQC		1x 10uF 0402	
VccIO		3x 10uF 0402	
VccST		1x 1uF 0201	Do not route VccST closest adjacent layer over any power net other than ground.
VccSTG		1x 1uF 0201	Share supply with 1.0V PCH rail.
VccPLL		1x 1uF 0201	Do not route VccPLL/VccPLL closest adjacent layer over any power net other than ground.
VccPLL_OC		2x 1uF 0201	Share with VDDQ.
VccPL			Do not route VccPL closest adjacent layer over any power net other than ground.
VccQC		10x 10uF 0402	Only needed when supporting 44e
VccQPD		3x 10uF 0402	Only needed when supporting 44e

SKU1







Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

SKU1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			CPU (Power CAP2)	
Size	Document Number		Uranus_KLS	
A4			Rev -2	
Date	Tuesday, January 17, 2017		Sheet 11	of 105





		GPU_TYPE2	
		0	1
GPU_TYPE1	0	960	970
	1	Reserve	Reserve

		VRAM_SIZE
		0
		1G
		1
		2G





3	DML_TX_CPU_N0	⋮
3	DML_TX_CPU_P0	⋮
3	DML_RX_CPU_N0	⋮
3	DML_RX_CPU_P0	⋮
3	DML_TX_CPU_N1	⋮
3	DML_TX_CPU_P1	⋮
3	DML_RX_CPU_N1	⋮
3	DML_RX_CPU_P1	⋮
3	DML_TX_CPU_N2	⋮
3	DML_TX_CPU_P2	⋮
3	DML_RX_CPU_N2	⋮
3	DML_RX_CPU_P2	⋮
3	DML_TX_CPU_N3	⋮
3	DML_TX_CPU_P3	⋮
3	DML_RX_CPU_N3	⋮
3	DML_RX_CPU_P3	⋮

```
1,89 WLAN_PCIE_RX_N >>>
1,89 WLAN_PCIE_RX_P >>>
61 WLAN_PCIE_TX_N <<<
61 WLAN_PCIE_TX_P <<<
```

```

31 LAN_PCIE_RX_N  >>>
31 LAN_PCIE_RX_P  >>>
31 LAN_PCIE_TX_N  >>>
31 LAN_PCIE_TX_P  >>>

```



```

36  USB1_USB20_N  << >> _____
36  USB1_USB20_P  << >> _____

```

35 USB2_USB20_N <<>> _____
35 USB2_USB20_P <<>> _____

```

66 USB3_USB20_N  <==> _____
66 USB3_USB20_P  <==> _____

```

```

61      BT_USB20_N  <==> BT_USB20_N
61      BT_USB20_P  <==> BT_USB20_P

```

```

38    CCD_USB20_N  <<>> _____
38    CCD_USB20_P  <<>> _____

```

```


66  CARD1_USB20_N  <<>> _____
66  CARD1_USB20_P  <<>> _____

```

```

92    FP_USB20_N    <<>>
92    FP_USB20_P    <<>>

```



USB Table

Pair	Device
1	USB3.0 Port 1(USB2.0) Charger
2	USB3.0 Port 2(USB2.0)
3	
4	
5	
6	USB2.0
7	Bluetooth
8	
9	CCD
10	Card reader
11	Finger Printer
12	USB2.0
13	
14	

SSID = PCH

14,24 EC_SCI# <<<<
71 TBT_PCIE_WAKE# <<<<

MSATA

63 SLOT1X4_PCIE_TX_P2 <<<<
63 SLOT1X4_PCIE_TX_N2 <<<<
63 SLOT1X4_PCIE_RX_P2 <<<<
63 SLOT1X4_PCIE_RX_N2 <<<<

MSATA

63 SLOT1X4_PCIE_TX_P3 <<<<
63 SLOT1X4_PCIE_TX_N3 <<<<
63 SLOT1X4_PCIE_RX_P3 <<<<
63 SLOT1X4_PCIE_RX_N3 <<<<

MSATA

63 SLOT1X4_PCIE_RX_N0 <<<<
63 SLOT1X4_PCIE_RX_P0 <<<<
63 SLOT1X4_PCIE_TX_N0 <<<<
63 SLOT1X4_PCIE_TX_P0 <<<<

63 SLOT1X4_PCIE_RX_N1 <<<<
63 SLOT1X4_PCIE_RX_P1 <<<<
63 SLOT1X4_PCIE_TX_N1 <<<<
63 SLOT1X4_PCIE_TX_P1 <<<<

63 SATAGP0 <<<<

HDD 1


60 HDD1_SATA_RX_N <<<<
60 HDD1_SATA_RX_P <<<<
60 HDD1_SATA_TX_N <<<<
60 HDD1_SATA_TX_P <<<<

eDP

55 eDP_BLCtrl_CPU <<<<
24 eDP_BLEN_CPU <<<<
55 eDP_VDDEN_CPU <<<<

6 PCH_PECI <<<<
6 H_PM_SYNC <<<<
6 PLTRST# <<<<
6 H_PM_DOWN <<<<

6 H_THERMTRIP# <<<<



MSATA


G31 SLOT1X4_PCIE_RX_N0
H31 SLOT1X4_PCIE_RX_P0
C31 SLOT1X4_PCIE_TX_N0
B31 SLOT1X4_PCIE_TX_P0

MSATA

G29 SLOT1X4_PCIE_RX_N1
F29 SLOT1X4_PCIE_RX_P1
C29 SLOT1X4_PCIE_TX_N1
B29 SLOT1X4_PCIE_TX_P1

HDD

F41 HDD1_SATA_RX_N
E41 HDD1_SATA_RX_P
B39 HDD1_SATA_TX_N
A39 HDD1_SATA_TX_P



SATA_LED#

AD44 SATAGP0

SATAGP0

AC36 SATAGP0

SATAGP0

AC35 SATAGP0

SATAGP0

AD31 SATAGP0

SATAGP0

AD38 SATAGP0

SATAGP0

AC43 SATAGP0

SATAGP0

AB44 SATAGP0

SATAGP0

W36 eDP_BLCtrl_CPU

eDP

W35 eDP_BLEN_CPU

eDP

W42 eDP_VDDEN_CPU

eDP

AL3 PCH_THERMTRIP#

PCH_THERMTRIP#

AL3 PCH_PECI

PCH_PECI

AJ4 H_PM_SYNC_R

H_PM_SYNC_R

AK2 PLTRST#

PLTRST#

AH2 H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

H_PM_DOWN

SKU1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title PCH_PCIE_SATA


Size A3 Document Number

Date: Tuesday, January 17, 2017

Sheet 16 of 105

Rev -2

SSID = PCH





SSID = PCH

```
71 DDI1_TBT_HPD_CPU <<< _____
71 DDI2_TBT_HPD_CPU >>> _____
```

```

71      DDI1_TBT_CLK_CPU  <==> _____
71      DDI1_TBT_DATA_CPU  <==> _____

```

```
55 eDP_HPD_CPU >>> _____
```

65 KB_BL_DET >>> 

22 DDI2_TBT_DATA_CPU << >>

22 DDPD_DATA_CPU << >> _____

22 GPP_B22/GSPI1_MOSI <>_____

[illegible]

100

```

79 GPU_EVENT#

```

TOUCH PAD

65 I2C1_CLK_CPU << >> _____

00 1201_0117_01 0 //


```
69  GSENSOR_INT# <<< _____
```

68 LPSS_UART2_TXD <<< _____

68 LPSS_UART2_RXD <<< _____

```
61  WIFI_RF_EN  <<<_____
```

61,89 BLUETOOTH_EN <<<_____



SKU1

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih.

Title

PCH GPP2 GPP3

Size

Document Number	
-----------------	--

Uranus_KLS

Date:




Tuesday, January 17, 2017

Sheet 19 of 105

Rev
-2

SSID = PCH

0901 -SB



SKU1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title PCH_POWER_VCCPRIM_VCCMPHY

Size A4 Document Number Uranus_KLS Rev -2


Date: Tuesday, January 17, 2017 Sheet 20 of 105

SSID = PCH


DcpDSW
1x 1uF




VccRTC
1x1 uF 1x0.1 uF




VccRTCPRIM
1x1 uF 1x0.1 uF




DcpRTC
1x 0.1uF




VccMPHYPLL / VccPCIE3PLL
1x1 uF




VccATS
1x1 uF



VccMPHY / VccPRIM / VccAPLLEBB
1x1 uF 1x22 uF



VccDSW
1x 1uF



VccPGPPBCH / VccPGPPEF / VccPGPPG
/ VccPRIM
4x 0.1 uF









Table 49-8. Decoupling and Power Connection Requirements for KBL H PCH (Sheet 1 of 2)







Voltage Supply	External Pin Name	Ball Number	Edge Cap	Capacitors
V1.0A	VccPRIM_1P0	AJ20, AJ21, AJ23, AJ25, AA23, AA26, AA28, AC23, AC26, AC28, AE23, AE26, Y23, Y25, AL22, AD15		
	VccPRIM_1P0	AC17		
	VccMPHY_1P0	U21, U23, U25, U26, V26	E (<3mm) E (<5mm)	1x 1uF 0402 1x 22uF 0805
	VccAPLLEBB_1P0	V28		
	VccAMPHYPLL_1P0 VccMPIPLL_1P0	A43, B43 C44, C45	E (<5mm)	1x 1uF 0402
	VccUSB2PLL_1P0 VccHAPLL_1P0	A35, AL5 AN19	Notes	
	VccCLK1, VccCLK2	N17 R17, V17		
	VccCLK3	R19		
V3.3A	VccCLK4	U20		
	VccCLK5	K2, K3		
	VccCLK5	K2, K3		
V3.3A	VCCRTCPRIM_3P3	BA20	E (<3mm) E (<5mm)	1x 0.1uF 0402 1x 1uF 0402
	VCCPRIM_3p3	BD3, BE3, BE4		
	VCCPRIM_3p3	AN5		
V3.3A/V1.5A/V1.8A	VCCCHDA	BA15		
V3.3A/V1.8A	VCCPGPPBCH	BC42, BD40		
	VCCPGPPEF	AM1, AL41		
	VCCPGPPG	AD41		
	VCCGPPA	BA31		
	VCCSP1	BE41, BE42, BE43		
	VCCGPPD	BC44, BA45, BC45, BB45		
V3.3DSW (3.3V)	VCCDSW_3p3	W15		
	VCCDSW_3p3	BA24		
V3.3RTC (3.3V)	VCCRTC	BA22	E (<3mm) E (<5mm)	1x 0.1uF 0402 1x 1uF 0402

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

SKU1

Title		PCH_POWER_CAP1	
Size A4	Document Number	Rev -2	
Date: Tuesday, January 17, 2017		Sheet 21	of 105

Description	Display Port B Detected	Display Port C Detected	Display Port D Detected	No reboot	Boot BIOS strap bit BBS	Flash descriptor security override	ESPI FLASH SHARING MODE	
GPIO	GPP_I6	GPP_I8	GPP_I10	GPP_B18	GPP_B22	HDA_SDO	GPP_H12	
Schematic								
High	Detected	Detected	Detected	Enable	LPC	Disable	1:SLAVE ATTACEHD FLASH SHARING ESPI FLASH SHARING MODE	
Low	Not Detected	Not Detected	Not Detected	Disable	SPI	Enable	0: MASTER ATTACHED FLASH SHARING	
	internal pull-down	internal pull-down	internal pull-down	internal pull-down	internal pull-down	internal pull-down	internal pull-down	

Description	Top Swap Override	eSPI or LPC	TLS Confidentiality	Reserved	Reserved	Reserved	Reserved	Reserved
GPIO	GPP_B14	GPP_C5	GPP_C2	SPI0_IO3	SPI0_IO2	SPI0_MOSI	SPI0_MISO	GPP_B23 / PCHHOT#
Schematic								
High	Enable	eSPI	Enable					
Low	Disable	LPC	Disable					
	internal pull-down	internal pull-down	internal pull-down	internal pull-up	internal pull-up	internal pull-up	internal pull-up	internal pull-down

[H,S,U,Y] Pull-up Resistors on SPI_IO2 and SPI_IO3 Requirement Update

The current Skylake Platform Design Guide (PDG) states that a 1 K pull-up resistor is required on the PCH SPI_IO2 and SPI_IO3 signals.

This 1K pull-up resistor is no longer needed on Skylake platform and can be removed from the motherboard. The new guidelines will be updated in a future release of the Skylake PDG.


SKU1

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission.

緯創資通 Wistron Corporation		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 301, Taiwan, R.O.C.	
File		PCH_STRAP	
Size		Document Number	
A2		Uranus_KLS	
Date		Tuesday, January 17, 2017	
		Sheet 22 of 106	
		Rev -2	

SSID = PCH

6.99 XDP_PREQ# >>>>
6.99 XDP_PRDY# >>>>
6.99 PROC_TRST# >>>>
8 PCH_2_CPU_TRIGGER >>>>
8 CPU_2_PCH_TRIGGER >>>>




SKU1

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichu,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
PCH_RSVD_VSS			-2
Size	Document Number	Rev	
A3	Uranus_KLS		
Date: Tuesday, January 17, 2017		Sheet 23	of 105

SSID = KBC



OPMODE (Pin70): PU (Default:eSPI)

OPMODE(Default/Internal PU):

EC9028	ASIM(LPC)
EC9038	SV(4022)


Model ID	PushLow Register	PushHigh Register	Typical Voltage	Max Voltage	KBC Firmware Setting
SA(LAB1)	100.0K	10.0K	3.06V	3.05V	>=2.875V
SB(LAB2)	100.0K	20.0K	2.75V	2.75V	<2.875V
SC(LAB3)	100.0K	33.0K	2.48V	2.48V	<2.816V
SD(LAB4)	100.0K	47.0K	2.24V	2.24V	<2.363V
SE(LAB5)	100.0K	64.9K	2.01V	2.01V	<2.123V
SM(MP32340)	100.0K	76.8K	1.86V	1.86V	<1.758V

Model ID	PushLow Register	PushHigh Register	Typical Voltage	Max Voltage	KBC Firmware Setting
65W	NA	100.0K	3.30V	3.30V	>=3.00V
90W	100.0K	NA	0.00V	0.00V	<0.150V
30W	100.0K	100.0K	0.30V	0.30V	<0.425V
45W	20.0K	100.0K	0.55V	0.55V	<0.684V
120W	33.0K	100.0K	0.81V	0.81V	<0.937V
135W	47.0K	100.0K	1.05V	1.05V	<1.177V
150W	64.9K	100.0K	1.29V	1.31V	<1.369V
180W	76.8K	100.0K	1.43V	1.45V	<1.542V

Model ID	PushLow Register	PushHigh Register	Typical Voltage	Max Voltage	KBC Firmware Setting
Pubo.NTPC(180)	100.0K	10.0K	3.00V	3.05V	>=2.875V
Pubo.NTPC(180)	100.0K	20.0K	2.75V	2.75V	<2.875V
Pubo.NTPC(180)	100.0K	33.0K	2.48V	2.48V	<2.816V
Pubo.NTPC(180)	100.0K	47.0K	2.24V	2.24V	<2.363V
Pubo.NTPC(180)	100.0K	64.9K	2.01V	2.01V	<2.123V
Pubo.NTPC(180)	100.0K	76.8K	1.86V	1.86V	<1.758V
Pubo.NTPC(180)	100.0K	100.0K	1.65V	1.65V	<1.594V
Pubo.NTPC(180)	100.0K	143.0K	1.39V	1.39V	<1.281V
Pubo.NTPC(180)	100.0K	174.0K	1.24V	1.22V	<1.281V
Pubo.NTPC(180)	100.0K	215.0K	1.08V	1.08V	<1.128V

SSID = Flash.ROM

SPI FLASH ROM (8M byte) for PCH



SPI FLASH ROM (8M byte) for PCH

SPI ROM Equal length need to less than 500mil
SPI FLASH ROM (8M byte)

```
1st= 072.25647.000D (MXIC MX25L6473FM2I-08G)
2nd= 72.25Q64.K01 (WINBOND W25Q64FVSSIQ)
3th= 072.25Q64.0F01 (MICRON N25Q064A13ESED0F)
```

Main Func = RTC

RTC BATTERY

1st= 023.25212.0011





Figure 28-2. External Circuitry for the PCH RTC - Option 1



SKU1

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash(KBC+PCH)/RTC

Size

Document Number



Uranus KLS

Rev

Date: Tuesday, January 17, 2017

Sheet 25 of 105

SSID = Thermal





ADB (Active Dusting Blower) function






AFTP TESTPOINT



PIN define confirm










PIN define confirm














38 DMC_DATA >>>
38 DMC_CLK >>>
28 AMP_PWR# >>>
17 HDA_SDOUT_CODEC >>>
17 HDA_BITCLK_CODEC >>>
17 HDA_SDN0_CPU <<<
17 HDA_SYNC_CODEC <<<
17,28 HDA_RST#_CODEC <<<
66,89 AUD_HP1_ID# >>>
66,89 AUD_MC1_ID# >>>
66 LINE1_R_L_C >>>
66 LINE1_L_C >>>
28 AUD_LINE_L <<<
28 AUD_LINE_R <<<
66 LINE1_VREF0_L <<<
66 LINE1_VREF0_R <<<
66,89 AUD_HP1_JACK_L2 <<<
66,89 AUD_HP1_JACK_R2 <<<
29 AUD_SPK1_L+ <<<
29 AUD_SPK1_L- <<<
29 AUD_SPK1_R+ <<<
29 AUD_SPK1_R- <<<
24,28 AMP_MUTE# >>>
66,89 AUD_SPOF_OUT >>>
24 KBC_BEEP >>>
17 HDA_SPKR >>>



SSID = AUDIO



Modify 0213



placed nearby codec PIN12



Layout Note:

place close to Pin 26

change 0216

PD change 0622

AUD_AGND

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:

Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

AUD_SENSE_A

change 0213

AUD_HP1_ID#

AUD_MC1_ID#

change 0213

AUD_SENSE_A

Place close to Pin 13

Layout Note:


Place close to Pin 13

30V_S0

100K2F-L3-GP

R2722

27 AMP_PWR# >>>—
 24,27 AMP_MUTE# >>>—
 17,27 HDA_RST#_CODEC >>>—
 29 AMP_SPK1_R- >>>—
 29 AMP_SPK1_R+ >>>—
 29 AMP_SPK1_L- >>>—
 29 AMP_SPK1_L+ >>>—
 27 AUD_LINE_R >>>—
 27 AUD_LINE_L >>>—



Output Gain Table

R1	R2	R3	R4	Gain(Differential)
NC	NC	0	0	11dB
0	NC	NC	0	14dB
NC	0	0	NC	19dB
0	0	NC	NC	25dB

SKU1


SSID = AUDIO

Speaker

1110 -SC short pad for EMI suggest

AMP_SPK1_L-	ER2901	1	2	Do Not Stuff	AMP_SPK1_R_L-
AMP_SPK1_L+	ER2902	1	2	Do Not Stuff	AMP_SPK1_R_L+
AUD_SPK1_L-	ER2904	1	2	Do Not Stuff	AUD_SPK1_R_L-
AUD_SPK1_L+	ER2903	1	2	Do Not Stuff	AUD_SPK1_R_L+
AMP_SPK1_R-	ER2906	1	2	Do Not Stuff	AMP_SPK1_R_R-
AMP_SPK1_R+	ER2905	1	2	Do Not Stuff	AMP_SPK1_R_R+
AUD_SPK1_R-	ER2907	1	2	Do Not Stuff	AUD_SPK1_R_R-
AUD_SPK1_R+	ER2908	1	2	Do Not Stuff	AUD_SPK1_R_R+

Layout Note:
Trace width=40mil



AMP_SPK1_L-
AMP_SPK1_L+
AUD_SPK1_L-
AUD_SPK1_L+
AMP_SPK1_R-
AMP_SPK1_R+
AUD_SPK1_R-
AUD_SPK1_R+

AFTP TESTPOINT

AMP_SPK1_R_L- >>>
AMP_SPK1_R_L+ >>>
AUD_SPK1_R_L- >>>
AUD_SPK1_R_L+ >>>
AMP_SPK1_R_R- >>>
AMP_SPK1_R_R+ >>>
AUD_SPK1_R_R- >>>
AUD_SPK1_R_R+ >>>

www.aitech1.ru

SKU1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Speaker/ALC255		
Size A4	Document Number Uranus_KLS	Rev -2
Date Tuesday, January 17, 2017	Sheet 29	of 105


CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A	Uranus_KLS		-2
Date: Tuesday, January 17, 2017		Sheet 30 of	105

15 LAN_PCIE_TX_P >>>
15 LAN_PCIE_TX_N >>>
15 LAN_PCIE_RX_P >>>
15 LAN_PCIE_RX_N >>>
18 LAN_CLK_CPU# >>>
18 LAN_CLK_CPU# >>>
18 LAN_CLKREQ_CPU# <<<
14,24,61,63,68,71,79,89,91 PLT_RST# >>>
17,61,63,71 PCIE_WAKE# <<<
32 MDIO+ >>>
32 MDIO- >>>
32 MDIO1+ >>>
32 MDIO1- >>>
32 MDIO2+ >>>
32 MDIO2- >>>
32 MDIO3+ >>>
32 MDIO3- >>>








SSID = LAN

31,32 MDI0+
31,32 MDI0-
31,32 MDI2+
31,32 MDI1+
31,32 MDI1-
31,32 MDI3+
31,32 MDI3-

89 RJ45_1
89 RJ45_2
89 RJ45_3
89 RJ45_4
89 RJ45_5
89 RJ45_6
89 RJ45_7
89 RJ45_8

31,32 MDI1+
31,32 MDI1-
31,32 MDI3+
31,32 MDI3-
31,32 MDI0+
31,32 MDI0-
31,32 MDI2+
31,32 MDI2-



SKU1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
RJ45+Transformer			
Size	Document Number		Rev
A3	Uranus KLS		-2
Date:	Tuesday, January 17, 2017	Sheet 32 of	105

CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A	Uranus_KLS		-2
Date:	Tuesday, January 17, 2017		Sheet 33 of 105

CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1		
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title CPU_CFG_CFG STRAP		
Size A	Document Number Uranus_KLS	Rev -2
Date: Tuesday, January 17, 2017		
Sheet 34 of		105

24 USB_CHARGER_EN >>>
24 USB_CHAR_SEL >>>
24 USB_CHAR_CT2 >>>
To Connector
35 USB1_CHAR_N <<<
35 USB1_CHAR_P <<<
To PCH
15 USB1_USB20_N <<<
15 USB1_USB20_P <<<



www.aitech1.ru

Table 2. Truth Table

CTL1	CTL2	CTL3	ILIM_SEL	MODE	Current Limit Setting	Status Output	Notice
0	0	0	0	Discharge	NA	OFF	OUT held low
0	0	0	1	Discharge	NA	OFF	
0	0	1	0	DCP_Auto	ILIM_HI	OFF	Data lines disconnected
0	0	1	1	DCP_Auto	ILIM_HI	DCP	Data lines disconnected Load Detect function active
0	1	0	0	SDP1	ILIM_LO	OFF	Data lines connected
0	1	0	1	SDP1	ILIM_HI	OFF	
0	1	1	0	DCP_Auto	ILIM_LO	OFF	Data lines disconnected
0	1	1	1	DCP_Auto	ILIM_HI	DCP	Data lines disconnected Load Detect function active
1	0	0	0	DCP_Shorted	ILIM_LO	OFF	Device forced to stay in DCP BC1.2
1	0	0	1	DCP_Shorted	ILIM_HI	OFF	Charging mode
1	0	1	0	DCP/Divider1	ILIM_LO	OFF	Device forced to stay in DCP divider1
1	0	1	1	DCP/Divider1	ILIM_HI	OFF	Charging mode
1	1	0	0	SDP1	ILIM_LO	OFF	
1	1	0	1	SDP1	ILIM_HI	OFF	Data lines connected
1	1	1	0	SDP2	ILIM_LO	OFF	
1	1	1	1	CDP	ILIM_HI	CDP	Data lines disconnected Load Detect function active

SKU1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title USB CHARGER
Size A3 Document Number Uranus KLS Rev -2
Date: Tuesday, January 17, 2017 Sheet 36 of 105

CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru





SKU1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A	Uranus_KLS		-2
Date:	Tuesday, January 17, 2017	Sheet	37 of 105

17 DMIC_CLK_CON_R >>>
 17 DMIC_PCH_DATA >>>
 27 DMIC_CLK >>>
 27 DMIC_DATA >>>
 15 CCD_USB20_P <<<
 15 CCD_USB20_N <<<

AFTP TESTPOINT

<<< CCD_UTXN0 89
 <<< CCD_UTXP0 89
 >>> DMIC_CLK_CON 89
 >>> DMIC_DATA_CON_R 89



SKU1

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title
USB RE DRIVER 3D CAMERA
 Size A3 Document Number
Uranus KLS
 Date: Tuesday, January 17, 2017 Sheet 38 of 105 Rev
-2


CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru



SKU1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
(Reserved)		
Size	Document Number	Rev
A	Uranus_KLS	-2
Date:	Tuesday, January 17, 2017	Sheet 39 of 105

26 IMVP_PWRGD_R <<<-----



JJ 20150305



CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)DS3			
Size A	Document Number Uranus KLS		Rev -2
Date: Tuesday, January 17, 2017		Sheet 41	of 105

CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A	Document Number Uranus_KLS		Rev -2
Date: Tuesday, January 17, 2017		Sheet 42 of	105

17.52 3V_V5_POK
34 3V_CHARGER_EN
3V_V5_EN









Figure 6. RT6575B Timing





46,48 FCCM_B <<—
 46 PWM1_B <<—
 46,48 PWR_I2_SEN1_P <<—
 46 ISEN1_B <<—
 46,48 FCCM_B <<—
 46 PWM2_B <<—
 46,48 PWR_I2_SEN1_P <<—
 46 ISEN2_B <<—
 46,48 PWR_I2_SEN1_N <<—



PU4802-->1st: 074.00534.0043

PU4801-->1st: 074.00534.0043

CONFIDENTIAL FOR PCER CSD USE ONLY


www.aitech1.ru

SKU1


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A	Uranus_KLS		-2
Date:	Tuesday, January 17, 2017		Sheet 49 of 105

www.aitech1.ru

PU5001-->1st: 074.00534.0043



Cyntec. 6.6mmx7.3mm x3.0mm
DCR: 2.5~3m Ohm
Idc : 23A , Isat : 34A




SKU1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
SIC631CD VCCSA			
Size	Document Number	Rev	
A3	Uranus KLS	-2	
Date: Tuesday, January 17, 2017		Sheet 50	of 105

17.45 3V_5V_POK



1D5V_S0



CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A	Uranus_KLS		-2
Date:	Tuesday, January 17, 2017	Sheet	54 of 105






19 eDP_AUX_CPU_P
16 eDP_AUX_CON_N
24 BLON_OUT

3 eDP_AUX_CPU_P
3 eDP_AUX_CON_N
16 eDP_VDDEN_CPU

AFTP TESTPOINT

>>> eDP_HPD_CON 89
>>> eDP_AUX_CON_P 89
>>> eDP_AUX_CON_N 89
>>> eDP_TX_CON_P0 89
>>> eDP_TX_CON_N0 89
>>> eDP_TX_CON_P1 89
>>> eDP_TX_CON_N1 89
>>> eDP_TX_CON_P2 89
>>> eDP_TX_CON_N2 89
>>> eDP_TX_CON_P3 89
>>> eDP_TX_CON_N3 89

>>> eDP_BLEN_CON 89
>>> eDP_BLCtrl_CON 89



ADDR_EQ	3	3-level input	I ² C Target Address Select and EQ Configuration Input. If the I ² C bus is used, this input setting selects the I ² C target address, as described in Table 7. This input also configures the input EQ to the device, as described in Table 5.
EN	26	1	Device Enable. This input incorporates an internal pullup of 200kΩ.

CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A	Uranus_KLS		-2
Date: Tuesday, January 17, 2017		Sheet 56 of	105

CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A	Uranus_KLS		-2
Date:	Tuesday, January 17, 2017		Sheet 58 of 105

CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A	Uranus_KLS		-2
Date: Tuesday, January 17, 2017		Sheet 59 of	105

16 HDD1_SATA_RX_N >>>=
16 HDD1_SATA_RX_P >>>=
16 HDD1_SATA_TX_N <<<=
16 HDD1_SATA_TX_P <<<=

SSID = SATA
SATA HDD1 Connector





AFTP TESTPOINT

89 HDD1_SATA_TX_CON_P >>>=
89 HDD1_SATA_TX_CON_N >>>=
89 HDD1_SATA_RX_CON_P <<<=
89 HDD1_SATA_RX_CON_N <<<=




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission
SKU1

NGFF Connector (802.11a/b/g/n)



AFTP TESTPOINT



SSID = Wireless

www.aitech1.ru

SKU1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)WWAN			
Size A	Document Number		Rev
	Uranus_KLS		-2
Date:	Tuesday, January 17, 2017		Sheet 62 of 105

SSID = m-SATA

Mini Card Connector (NGFF m-SATA)




Table 34-5. SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2 / SATA	PCI Express* Gen 3 / SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³

Notes:

- Design Constraint: For PCIe only application, please refer to the PCIe guidelines for details.
- Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the 10 nF capacitor on Rx can be removed if DC coupled ODDs / devices are NOT used.
- Design Constraint: For PCIe* Gen 2 / SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraint: For PCIe* Gen 3 / SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraints, Required: Refer to the Chapter 3, "General Differential Design Guidelines" along with the additional guidelines in this section for all design optimization guidelines.

Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform


Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
1	NC	17	NC	33	NC	49	NC
2	NC	18	NC	34	NC	50	NC
3	NC	19	NC	35	NC	51	NC
4	NC	20	NC	36	NC	52	NC
5	NC	21	NC	37	NC	53	NC
6	NC	22	NC	38	NC	54	NC
7	NC	23	NC	39	NC	55	NC
8	NC	24	NC	40	NC	56	NC
9	NC	25	NC	41	NC	57	NC
10	NC	26	NC	42	NC	58	NC
11	NC	27	NC	43	NC	59	NC
12	NC	28	NC	44	NC	60	NC
13	NC	29	NC	45	NC	61	NC
14	NC	30	NC	46	NC	62	NC
15	NC	31	NC	47	NC	63	NC
16	NC	32	NC	48	NC	64	NC
17	NC	33	NC	49	NC	65	NC
18	NC	34	NC	50	NC	66	NC
19	NC	35	NC	51	NC	67	NC
20	NC	36	NC	52	NC	68	NC
21	NC	37	NC	53	NC	69	NC
22	NC	38	NC	54	NC	70	NC
23	NC	39	NC	55	NC	71	NC
24	NC	40	NC	56	NC	72	NC
25	NC	41	NC	57	NC	73	NC
26	NC	42	NC	58	NC	74	NC
27	NC	43	NC	59	NC	75	NC
28	NC	44	NC	60	NC	76	NC
29	NC	45	NC	61	NC	77	NC
30	NC	46	NC	62	NC		
31	NC	47	NC	63	NC		
32	NC	48	NC	64	NC		
33	NC	49	NC	65	NC		
34	NC	50	NC	66	NC		
35	NC	51	NC	67	NC		
36	NC	52	NC	68	NC		
37	NC	53	NC	69	NC		
38	NC	54	NC	70	NC		
39	NC	55	NC	71	NC		
40	NC	56	NC	72	NC		
41	NC	57	NC	73	NC		
42	NC	58	NC	74	NC		
43	NC	59	NC	75	NC		
44	NC	60	NC	76	NC		
45	NC	61	NC	77	NC		
46	NC	62	NC				
47	NC	63	NC				
48	NC	64	NC				
49	NC	65	NC				
50	NC	66	NC				
51	NC	67	NC				
52	NC	68	NC				
53	NC	69	NC				
54	NC	70	NC				
55	NC	71	NC				
56	NC	72	NC				
57	NC	73	NC				
58	NC	74	NC				
59	NC	75	NC				
60	NC	76	NC				
61	NC	77	NC				
62	NC						
63	NC						
64	NC						
65	NC						
66	NC						
67	NC						
68	NC						
69	NC						
70	NC						
71	NC						
72	NC						
73	NC						
74	NC						
75	NC						
76	NC						
77	NC						

SKU1

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichu,
Taipei Hsien 221, Taiwan, R.O.C.


SSID = User.Interface

24 LB_PWM >>>
24,65,89 KBC_PWRBTN# >>>



www.aitech1.ru

Power Button



AFTP TESTPOINT

89 LB_PWM_LED1 >>>
89 LB_PWM_LED2 >>>

SKU1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title
LED Bard/Power Button

Size A4 Document Number
Uranus_KLS






Date: Tuesday, January 17, 2017 Sheet 64 of 105

Rev
-2

I2C Addr. = 0X2C (Synaptics)



0907 -SB



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LED Bard / Power Button			
Size	Document Number		Rev
Custom	Uranus KLS		-2
Date:	Tuesday, January 17, 2017	Sheet 65 of	105

```

24,89      KROW[0..17] >>> _____
24,89      KCOL[0..7]  >>> _____

          24      CAPS_LED >>> _____
          24      NUMLOCK_LED >>> _____

```

=====	>>>	EC_TP_CLK_C	89
=====	>>>	EC_TP_DATA_C	89
=====	>>>	I2C1_DATA_TP	89
=====	>>>	I2C1_CLK_TP	89
=====	>>>	TP_IN#_R	89
=====	>>>	TP_LID_CLOSE#	89


AFTP TEST POINT

CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Hall Sensor			
Size	Document Number		Rev
A	Uranus_KLS		-2
Date:	Tuesday, January 17, 2017		Sheet 67 of 105



SKU1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Debug connector

Size
A4

Document Number

Uranus KLS

Rev


-2

Date: Tuesday, January 17, 2017

Sheet 68 of 105

G Sensor


- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1		
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)Free Fall Sensor		
Size A	Document Number Uranus_KLS	Rev -2
Date: Tuesday, January 17, 2017		
Sheet 70 of 105		



455.0BPO1.0001

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File		Thunderbolt(2/5)	
Size	Document Number	Rev	
K2		-2	
Date	1080909, January 17, 2017	Page	72 of 109



CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru


SKU1		
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)Thunderbolt (4/5)		
Size A	Document Number Uranus_KLS	Rev -2
Date: Tuesday, January 17, 2017	Sheet 74 of	105



CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru


SKU1		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
(Reserved)Thunderbolt (5/5)		
Size	Document Number	Rev
A	Uranus_KLS	-2
Date:	Tuesday, January 17, 2017	Sheet 75 of 105

• PEX_HVDD and PEX_PLL_HVDD rails must be shared with 1V8_AON for GC6 2.1








FBCLK Termination place on VRAM side











FBCLK Termination place on VRAM side



Place close to GPU

Place under GPU

Follow design guide

Table 3. N17P-G0/-G1 GDDR5 Recommended Memories

Strap type Yes/No				RANCG Setting Number		Strap type Yes/No				RANCG Setting Number	
STRAP1	STRAP2	STRAP3	STRAP4	(see Memory RVL for memory configurations corresponding to these numbers)		STRAP1	STRAP2	STRAP3	STRAP4	(see Memory RVL for memory configurations corresponding to these numbers)	
L	L	L	L	0 (0=0000)		M	M	M	M	14 (0=0006)	
L	L	L	L	1 (0=0001)		M	M	M	M	15 (0=0007)	
L	L	L	L	2 (0=0002)		M	M	M	M	16 (0=0008)	
L	L	L	L	3 (0=0003)		M	M	M	M	17 (0=0009)	
L	L	L	L	4 (0=0004)		M	M	M	M	18 (0=0010)	
L	L	L	L	5 (0=0005)		M	M	M	M	19 (0=0011)	
L	L	L	L	6 (0=0006)		M	M	M	M	20 (0=0012)	
L	L	L	L	7 (0=0007)		L	M	M	M	21 (0=0013)	
L	L	L	L	8 (0=0008)		M	L	M	M	22 (0=0014)	
L	L	L	L	9 (0=0009)		M	M	L	M	23 (0=0015)	
L	L	L	L	10 (0=0010)		M	M	M	L	24 (0=0016)	
L	L	L	L	11 (0=0001)		M	M	M	M	25 (0=0017)	
L	L	L	L	12 (0=0002)		M	M	M	M	26 (0=0018)	
L	L	L	L	13 (0=0003)		M	M	M	M	27 (0=0019)	
L	L	L	L	14 (0=0004)		M	M	M	M	28 (0=0020)	

Table 5.6 SMB ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Function	Static	Description
SMB ALT ADDR	High	Single GPU
	Low	Dual GPU
DEVICE_SEL	High	Alternate re-brand Device ID
	Low	Original PCIe Device ID
PCIe CFG	High	reduced signal amplitude
	Low	Normal signal swing
VGA_DEVICE	High	VGA device
	Low	IO device



STRA0	STRA1	STRA2	Vendor PN
L	L	L	Samsung K4G8032SFM-NC28
H	L	L	Micron MT51L256M12HF-70: A
L	H	L	Hynix H5GCB24M7R-R0C

ROM_SLK	ROM_SI	ROM_SO	Function
N(0.9V)	L	L	as below picture

Row Index	Strap Pins <small>see Note</small>			Resulting SORX_EXPOSED Enablements			
	ROM_SO	ROM_SI	ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	ENABLED	disabled
13	L	H	L	ENABLED	ENABLED	disabled	ENABLED
12	L	H	H	ENABLED	ENABLED	disabled	disabled
11	H	L	L	ENABLED	disabled	ENABLED	ENABLED
10	H	L	H	ENABLED	disabled	ENABLED	disabled
9	H	H	L	ENABLED	disabled	disabled	disabled
8	H	H	M	disabled	disabled	disabled	disabled
	M	X	X	(Reserved; do not configure)			
	All other Strap Configurations			(Reserved)			

STRAP3	STRAP4	STRAP5	Function
L	L	L	as Table S.6





GDDR5 Data Mapping							
BYTE0 (BYTE4)		BYTE1 (BYTE5)		BYTE2 (BYTE6)		BYTE3 (BYTE7)	
MF=0	MF=1	MF=0	MF=1	MF=0	MF=1	MF=0	MF=1
DQ0	DQ24 (DQ32)	DQ8	DQ16 (DQ40)	DQ16	DQ8 (DQ48)	DQ24	DQ0 (DQ56)
DQ1	DQ25 (DQ33)	DQ9	DQ17 (DQ41)	DQ17	DQ9 (DQ49)	DQ25	DQ1 (DQ57)
DQ2	DQ26 (DQ34)	DQ10	DQ18 (DQ42)	DQ18	DQ10 (DQ50)	DQ26	DQ2 (DQ58)
DQ3	DQ27 (DQ35)	DQ11	DQ19 (DQ43)	DQ19	DQ11 (DQ51)	DQ27	DQ3 (DQ59)
DQ4	DQ28 (DQ36)	DQ12	DQ20 (DQ44)	DQ20	DQ12 (DQ52)	DQ28	DQ4 (DQ60)
DQ5	DQ29 (DQ37)	DQ13	DQ21 (DQ45)	DQ21	DQ13 (DQ53)	DQ29	DQ5 (DQ61)
DQ6	DQ30 (DQ38)	DQ14	DQ22 (DQ46)	DQ22	DQ14 (DQ54)	DQ30	DQ6 (DQ62)
DQ7	DQ31 (DQ39)	DQ15	DQ23 (DQ47)	DQ23	DQ15 (DQ55)	DQ31	DQ7 (DQ63)
DBI0	DBI3 (DBI4)	DBI1	DBI2 (DBI5)	DBI2	DBI1 (DBI6)	DBI3	DBI0 (DBI7)
EDC0	EDC3 (EDC4)	EDC1	EDC2 (EDC5)	EDC2	EDC1 (EDC6)	EDC3	EDC0 (EDC7)



GDDR5 CLK Mapping			
WCK01	WCK23 (WCK45)	WCK23	WCK01 (WCK67)
WCK01#	WCK23# (WCK45#)	WCK23#	WCK01# (WCK67#)

CK	CK
CK#	CK#




Others			
MF	MF	SEN	SEN
ZQ	ZQ	RESET#	RESET#

Table 9.4 GDDR5 Command Mapping (GB4C-128 packages)


For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	DRAM Signal Definition
FBA_CMD0	FBA_CMD16	CS*
FBA_CMD1	FBA_CMD17	A3_BA3
FBA_CMD2	FBA_CMD18	A2_BA0
FBA_CMD3	FBA_CMD19	A4_BA2
FBA_CMD4	FBA_CMD20	A5_BA1
FBA_CMD5	FBA_CMD21	WE*
FBA_CMD6	FBA_CMD22	A7_A8
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	ABI*
FBA_CMD9	FBA_CMD25	A12_RFU
FBA_CMD10	FBA_CMD26	A0_A10
FBA_CMD11	FBA_CMD27	A1_A9
FBA_CMD12	FBA_CMD28	RAS*
FBA_CMD13	FBA_CMD29	RST*
FBA_CMD14	FBA_CMD30	CKE*
FBA_CMD15	FBA_CMD31	CAS*




Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ[31:0]	For DRAM(s) tied to DQ[63:32]	
FBA_CMD0	FBA_CMD16	C5*
FBA_CMD1	FBA_CMD17	A3_BA3
FBA_CMD2	FBA_CMD18	A2_BA0
FBA_CMD3	FBA_CMD19	A4_BA2
FBA_CMD4	FBA_CMD20	A5_BA1
FBA_CMD5	FBA_CMD21	WE*
FBA_CMD6	FBA_CMD22	A7_A8
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	ABI*
FBA_CMD9	FBA_CMD25	A12_RFU
FBA_CMD10	FBA_CMD26	A0_A10
FBA_CMD11	FBA_CMD27	A1_A9
FBA_CMD12	FBA_CMD28	RAS*
FBA_CMD13	FBA_CMD29	RST*
FBA_CMD14	FBA_CMD30	CKE*
FBA_CMD15	FBA_CMD31	CAS*



FOR VRAM1/ VRAM2




UNDER THE MEMORY




UNDER THE MEMORY

FOR VRAM1/ VRAM2




CLOSE TO THE MEMORY




455.0BP01.0001



FOR VRAM3/ VRAM4



UNDER TO THE MEMORY



455.0BP01.0001

CHECK SPEC






Table 7.8 PWM-VID Spec and Component Values


	Unit	Config
Number of Voltage Levels H	level	160
PWM Frequency F_{PWM}	kHz	675
PWM Minimum Pulse Width T_{ONMIN}	ns	9.26
V _{FD} Transient Time T	us	<100
Component Value		
R1 (1%)	KΩ	6.19
R2 (1%)	KΩ	20.5
R3 (1%)	KΩ	4.32
R4 (1%)	KΩ	16.5
R5 (1%)	KΩ	0.009
C	nF	3.2




www.aitech1.ru

RT8816A For NVVDDS


VGA : N17E-G1 / NVVDDS
EDP-Continuous : 28A
EDP-Peak : 74A




APL3526QB for 1V_VGA_S0



SYW232 for 1D8V_AON





SYW232 for 1D8V_MAIN




RT8816A for PWR_VGA_GDDR

Table 7.8 PWM-VID Spec and Component Values

PWM-VID Specification		
	Unit	Config
Number of Voltage Levels H	level	160
PWM Frequency F _{pw}	kHz	675
PWM Minimum Pulse Width T _{pw}	ns	9.20
VID Transient Time T	us	<100
Component Value		
R1 (1%)	KΩ	6.19
R2 (1%)	KΩ	20.5
R3 (1%)	KΩ	4.32
R4 (1%)	KΩ	16.5
R5 (1%)	KΩ	0.009
C	nF	3.7






CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A	Uranus_KLS		-2
Date: Tuesday, January 17, 2017		Sheet 88 of	105



CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A	Uranus_KLS		-2
Date:	Tuesday, January 17, 2017	Sheet	90 of 105


```

18,24,68    LPC_FRAME#_CPU  <<<
18,24,68    INT_SERIRQ  <<<
18          PM_SUS_STAT# >>>
18          LPC_CLK_TPM  <<<
63,68,71,79,89 PLT_RST# <<<
17,24       PM_CLKRUN#_EC <<<

```


18,24,68 LPC_AD_CPU_P0

18,24,68 LPC_AD_CPU_P1

18,24,68 LPC_AD_CPU_P2

18,24,68 LPC_AD_CPU_P3

PLUTO



SKU1


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	TPM/NPCT650
-------	--------------------

Size A3	Document Number Uranus KLS	Rev -2
Date: Tuesday, January 17, 2017	Sheet 91 of 105	

CONFIDENTIAL FOR CSD USE ONLY

15 FP_USB20_P
15 FP_USB20_N



SKU1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Finger Print			
Size	Document Number		Rev
A4	Uranus_KLS		-2
Date:	Tuesday, January 17, 2017		Sheet 92 of 105

CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A	Uranus_KLS		-2
Date:	Tuesday, January 17, 2017	Sheet	93 of 105

CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number	Rev	
C	Uranus_KLS	-2	
Date: Tuesday, January 17, 2017		Sheet	94 of 105

CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A	Uranus_KLS		-2
Date:	Tuesday, January 17, 2017		Sheet 95 of 105

CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1

緯創資通			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
(Reserved)					
Size	Document Number			Rev	
A	Uranus_KLS			-2	
Date:		Tuesday, January 17, 2017		Sheet	96 of 105

CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru


SKU1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
CPU_CFG_CFG STRAP		
Size	Document Number	Rev
A	Uranus_KLS	-2
Date:	Tuesday, January 17, 2017	Sheet 97 of 105


CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1		
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
CPU_CFG_CFG STRAP		
Size A	Document Number	Rev
	Uranus_KLS	-2
Date: Tuesday, January 17, 2017	Sheet 98 of	105




SKU1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU_XDP			
Size	Document Number		Rev
A	Uranus_KLS		-2
Date:	Tuesday, January 17, 2017	Sheet 99 of	105

CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru

SKU1			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A	Document Number Uranus_KLS		Rev -2
Date: Tuesday, January 17, 2017	Sheet	100 of	105


CONFIDENTIAL FOR PCER CSD USE ONLY

www.aitech1.ru


SKU1


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Change History		
Size	Document Number	Rev
A	Uranus_KLS	-2
Date:	Tuesday, January 17, 2017	Sheet 101 of 105

Intel-Power Up Sequence



SKYLAKE H POWER UP SEQUENCE DIAGRAM






www.aitech1.ru


SKU1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power Block Diagram			
Size	Document Number	Rev	
A3	Uranus_KLS	-2	
Date:	Tuesday, January 17, 2017	Sheet	103 of 105


PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

